SPECIFICATIONS

NI PXIe-6544/6545/6547/6548

100/200 MHz Digital Waveform Generator/Analyzer

このドキュメントには、日本語ページも含まれています。

This document provides the specifications for the NI PXIe-6544 (NI 6544), NI PXIe-6545 (NI 6545), NI PXIe-6547 (NI 6547), and NI PXIe-6548 (NI 6548).

Maximum and *minimum* specifications are warranted not to exceed these values within certain operating conditions and include the effects of temperature and uncertainty unless otherwise noted.

Typical specifications are unwarranted values that are representative of a majority (3σ) of units within certain operating conditions and include the effects of temperature and uncertainty unless otherwise noted.

Characteristic specifications are unwarranted values that are representative of an average unit operating at room temperature.

Nominal specifications are unwarranted values that are relevant to the use of the product and convey the expected performance of the product.

All specifications are *Typical* unless otherwise noted. These specifications are valid within the operating temperature range. Specifications are subject to change without notice. For the most recent NI 6544/6545/6547/6548 specifications, visit ni.com/manuals. To access the NI 6544/6545/6547/6548 documentation, including the *NI Digital Waveform Generator/Analyzer Getting Started Guide*, which contains functional descriptions of the NI 6544/6545/6547/6548 signals and the connector pinouts, navigate to **Start»Programs»National Instruments»NI-HSDIO»Documentation**



Hot Surface If the NI 6544/6545/6547/6548 has been in use, it may exceed safe handling temperatures and cause burns. Allow time to cool before removing the NI 6544/6545/6547/6548 from the chassis.



Note All values were obtained using a 1 m cable (SHC68-C68-D4 recommended). Performance specifications are not guaranteed when using longer cables.



Contents

Channel Specifications	3
Generation Channels (Data, DDC CLK OUT, and PFI <03>)	4
Acquisition Channels (Data, STROBE, and PFI <03>)	6
Timing Specifications	7
Sample Clock	7
Generation Timing (Data, DDC CLK OUT, and PFI <03> Channels)	9
Generation Provided Setup and Hold Times	13
Acquisition Timing (Data, STROBE, and PFI <03> Channels)	16
CLK IN (SMA Jack Connector)	19
STROBE (DDC Connector)	21
CLK OUT (SMA Jack Connector)	
DDC CLK OUT (DDC Connector)	22
Reference Clock (PLL)	23
Waveform Specifications	24
Memory and Scripting	24
Triggers (Inputs to the NI 6544/6545/6547/6548)	27
Events (Generated from the NI 6544/6545/6547/6548)	28
Miscellaneous	29
Power	29
Physical	29
I/O Panel Connectors	30
Software	30
Environment	31
Safety, Electromagnetic Compatibility, and CE Compliance	32

Channel Specifications

Specification	V	alue	Comments
Number of data	NI 6544/6545	NI 6547/6548	Data rate
channels	32 single data rate (SDR) channels	32 single data rate (SDR) channels or	multiplier is software selectable to be SDR or DDR.
		16 double data rate (DDR) channels per direction or 24 channels when configured for extended data mode. This mode is used for hardware comparison and cycle-to-cycle tristate operations. Note: Generation and acquisition sessions may be independently configured for DDR operation on either the lower data channels (<015>) or the upper data channels (<1631>).	Using SDR, data is clocked using the rising or falling edge of the Sample clock. Using DDR, data is clocked using both edges of the Sample clock.
Direction control of data channels	Per channel, per operation	Per channel, per cycle	Per cycle direction control is supported when in extended data mode.
Time to tristate (t _{PZ})	6.2 ns		Nominal into a $2 \text{ k}\Omega$ and 15 pF load.
Number of programmable function interface (PFI) channels	4		Refer to the Waveform Specifications section for more details.

Specification	Value	Comments
Direction control of PFI channels	Per channel	_
Number of clock terminals	2 input 2 output	Refer to the <i>Timing Specifications</i> section for more details.

Generation Channels (Data, DDC CLK OUT, and PFI <0..3>)

Specification	Valu	е	Comments
Generation signal type	Single-ended	_	
Number of programmable generation voltage levels	1 Voltage high level (V _{OH}) Generation Voltage Low Level (V _O Note : Generation and acquisition so programmable voltage resource. Fo acquisition thresholds must be set to High Level setting.	NI 6547/ 6548 only; for all data, PFI, and clock channels.	
Generation voltage range	1.2 V to 3.3 V		
Generation voltage resolution	100 mV		
DC generation	Typical	Into 1 MΩ;	
voltage accuracy	±35 mV	±200 mV	does not include system crosstalk.

Specification			Value			Comments	
Generation logic families	1.2V, 1.5V, 1.8V Generation and resource. Simul family.	All devices; for all data, PFI, and clock channels.					
Generation	Logio	Voltage L	ow Levels	Voltage F	ligh Levels	Nominal	
voltage levels	Logic Family	Nominal	Max	Min	Nominal	values have ±35 mV	
	1.2V (V _{OH} = 1.2 V)	0.0 V	0.2 V	1 V	1.2 V	typical accuracy	
	1.5V (V _{OH} = 1.5 V)	0.0 V	0.2 V	1.3 V	1.5 V	with a 1 MΩ load. Does not	
	1.8V (V _{OH} = 1.8 V)	0.0 V	0.2 V	1.6 V	1.8 V	include system	
	2.5V (V _{OH} = 2.5 V)	0.0 V	0.2 V	2.3 V	2.5 V	crosstalk.	
	3.3V ($V_{OH} = 3.3 V$)	0.0 V	0.2 V	3.1 V	3.3 V		
Output impedance	50 Ω					Nominal.	
Maximum allowed DC	Logic	Logic Family			owed DC ength	Nominal.	
drive strength per channel	1	.2V		±12 m	A		
	1	1.5V			±15 mA		
	1	.8V		±18 mA			
	2	2.5V			±25 mA		
	3	.3V		±33 m	A		
Data channel driver enable/ disable control	Per channel	Software- selectable.					
Channel power-on state	Drivers disabled	_					
Output protection	The device can 0 V and 5 V.	indefinitely s	ustain a shor	t to any volta	ge between	_	

Acquisition Channels (Data, STROBE, and PFI <0..3>)

Specification		Va	alue				Comments	
Acquisition signal type	Single-ended						_	
Number of programmable acquisition thresholds	$\label{eq:local_equation} 1 \mbox{ voltage threshold } (V_{IH} = V_{IL})$ $\mbox{Note:} \mbox{ Generation and acquisition sessions share a common programmable voltage resource. For simultaneous operations, Generation Voltage High Level must be set to twice the Acquisition Voltage Threshold.}$						NI 6547/654 8 only; for all data, PFI, and clock channels.	
Acquisition Voltage Threshold range	0.6 V to 1.65 V							
Acquisition Voltage Threshold resolution	50 mV							
DC Acquisition Voltage	Туріс	al			Maximu	ım	Does not include	
Threshold accuracy	±150 n	nV			±30%		system crosstalk.	
Acquisition	1.2V, 1.5V, 1.8V, 2.5	V, 3.3V Log	gic Far	nilies			All devices;	
logic families	Note : Generation an resource. Simultaneo family.						for all data, PFI, and clock channels.	
Acquisition Voltage		Vol Thresho	tage olds L	ow		age Ids High	Does not include	
Thresholds	Logic Family	Min	Тур	ical	Typical	Max	system crosstalk.	
	1.2V (V _{IH} , V _{IL} = 0.60 V)	420 mV	450	mV	750 mV	780 mV	6 1035 	
	1.5V (V _{IH} , V _{IL} = 0.75 V)	525 mV	600	mV	900 mV	975 mV		
	1.8V (V _{IH} , V _{IL} = 0.90 V)	630 mV	750	mV	1.05 V	1.17 V		
	2.5V (V _{IH} , V _{IL} = 1.25 V)	875 mV	1.1	0 V	1.40 V	1.625 V		
	3.3V (V _{IH} , V _{IL} = 1.65 V)	1.155 V	1.5	0 V	1.80 V	2.145 V		

Specification	Value	Comments
Input impedance	High-impedance (50 k Ω)	Nominal.
Input protection	-1 V to 5 V	Internal diode clamps may begin conduction outside the -0.5 V to 3.5 V range.


Timing Specifications

Sample Clock

Specification	Value	Comments
Sample clock sources	On Board Clock (internal 800 MHz VCO with 32-bit DDS) CLK IN (SMA jack connector) STROBE (Digital Data & Control (DDC) connector; acquisition only)	_
On Board Clock frequency range	NI 6544, NI 6547: 100 Hz to 100 MHz NI 6545, NI 6548: 100 Hz to 200 MHz	_
On Board Clock frequency resolution	0.2 Hz maximum Note: Varies with Sample clock frequency.	NI-HSDIO may be queried for the programmed frequency value.
On Board Clock frequency accuracy	±150 ppm + 5 ppm per year	Accuracy may be increased by using a higher performance external Reference clock.

Specification	Va	lue	Comments	
CLK IN frequency range	NI 6544, NI 6547: 20 kHz to 10 NI 6545, NI 6548: 20 kHz to 20	Refer to the CLK IN (SMA Jack Connector) section for restrictions based on waveform type.		
STROBE frequency range	NI 6544, NI 6547: 100 Hz to 10 NI 6545, NI 6548: 100 Hz to 20	Refer to the STROBE (DDC Connector) section.		
Sample clock relative delay adjustment range	0.0 to 1.0 Sample clock period (a 0.0 ns to 5.0 ns (generation session)	You can apply a delay or phase adjustment to the On Board		
Sample clock relative delay adjustment resolution	0.5 ps	Clock to align multiple devices.		
Exported Sample clock destinations	DDC CLK OUT (DDC conn CLK OUT (SMA jack conne	Internal Sample clocks with sources other than STROBE can be exported.		
Exported Sample clock delay range	0.0 to 1.0 Sample clock periods	Resolution is nonlinearly dependent		
$\begin{array}{c} \text{Exported} \\ \text{Sample clock} \\ \text{delay} \\ \text{resolution } (\delta_C) \end{array}$	117 ps to 143 ps, nominal	on clock frequency and may be queried for by using NI-HSDIO.		
Exported				
Sample Clock delay frequency	All supported frequencies	Frequencies ≥ 20 MHz		
Exported	Period Jitter	Cycle-to-Cycle Jitter	Characteristic;	
Sample clock jitter	24 ps _{rms}	43 ps _{rms}	using On Board Clock.	

Figure 1. Characteristic Period Jitter (RMS) vs. Frequency



Specification	Va	Comments		
Exported Sample clock duty cycle		DDC CI	ock Out	NI 6545/6548 at
	Logic Family	Min	Max	maximum clock rate (200 MHz).
	1.2V	37%	50%	Not including the
	1.5V	41%	53%	effects of system crosstalk.
	1.8V	42%	55%	
	2.5V	45%	57%	
	3.3V	48%	58%	

Generation Timing (Data, DDC CLK OUT, and PFI <0..3> Channels)

Specification	Value	Comments
Data channel-to- channel skew	±300 ps	Maximum skew across all data channels, PFI channels, and voltage levels when using the same data position or data delay bank.

Specification		Value	Comments				
Maximum data rate per channel	NI 6544	SDR: 100 Mbps Supported for all logic	SDR: 100 Mbps Supported for all logic families.				
Chambo	NI 6545	SDR: 200 Mbps Supported for all logic	c families.		channel-to- channel skew and typical crosstalk.		
	NI 6547	SDR: 100 Mbps DDR: 200 Mbps Supported for all logic voltage levels.	NI 6547/6548 devices generate two samples per clock cycle in				
		Logic Family	SDR	DDR	DDR mode.		
		3.3V	200 Mbps	400 Mbps			
		2.5V		400 Mbps			
		1.8V		375 Mbps			
		1.5V		350 Mbps			
	NI 6548	1.2V		300 Mbps			
		Voltage Levels	SDR	DDR			
		2.5 V to 3.3 V	200 Mbps	400 Mbps			
		1.8 V to 2.4 V		375 Mbps			
		1.5 V to 1.7 V		350 Mbps			
		1.2 V to 1.4 V		300 Mbps			

Figure 2 shows an eye diagram of a 400 Mbps pseudorandom bit sequence (PRBS) waveform in DDR mode at 3.3 V. This waveform was captured on DIO 0 at room temperature into high impedance.




Figure 2. Characteristic Eye Diagram (high impedance)

Figure 3 shows an eye diagram of a 400 Mbps PRBS waveform in DDR mode at 3.3 V. This waveform was captured on DIO 0 at room temperature into 50 Ω termination.





Figure 3. Characteristic Eye Diagram (50 Ω Termination)

Specification	Val	ue	Comments
Data position modes	Sample clock rising edge, Samp Delay from Sample clock rising	0 0 /	_
Data delay banks	NI 6544/6545: 1 bank for all channels and PFI lines NI 6547/6548: 3 banks Bank 0: DIO<03>, DIO<1619>, DIO<2831>, PFI<03> Bank 1: DIO<47>, DIO<2023> Bank 2: DIO<815>, DIO<2427>		Multibank data delay is supported only in NI-HSDIO 1.7 and later.
$\begin{array}{c} \text{Generation data} \\ \text{delay range} \\ (\delta_G) \end{array}$	0.0 to 1.0 Sample clock periods	Resolution is nonlinearly dependent	
$\begin{array}{c} \text{Generation data} \\ \text{delay} \\ \text{resolution } (\delta_G) \end{array}$	117 ps to 143 ps, nominal	on clock frequency and may be queried for using	
Generation data	On Board Clock	External Clock	NI-HSDIO.
delay frequency	All supported frequencies	Frequencies ≥ 20 MHz	

Figure 4. Characteristic Data Delay Accuracy



Specification	Value	Comments
Exported Sample clock offset (t _{CO})	0.0 ns or 1.65 ns (default)	Nominal; Software- selectable for DDC_CLK_ OUT.
Time delay from Sample clock (internal) to DDC connector (t _{SCDDC})	8.1 ns	Characteristic; Exported Sample clock offset = 0 ns

Generation Provided Setup and Hold Times

Exported Sample Clock Offset (t _{PCO})	Minimum Provided Setup Time (t _{PSU})	Minimum Provided Hold Time (t _{PH})	
1.65 ns	tp - 2.15 ns	1.15 ns	
0.0 ns	tp - 500 ps	-500 ps	


Compare the setup and hold times from the datasheet of your device under test (DUT) to the values in the table above. The provided setup and hold times must be greater than the setup and hold times required for the DUT. If you require more setup time, configure your exported Sample clock mode to Inverted and/or delay your clock or data relative to the Sample clock.

Refer to Figure 5 for a diagram illustrating the relationship between the exported Sample clock mode and the provided setup and hold times.

Notes: This table assumes the data position is set to Sample clock rising edge and the noninverted Sample clock is exported to the DDC connector.

This table includes worst-case effects of channel-to-channel skew and intersymbol interference.

Figure 5. Generation Provided Setup and Hold Times Timing Diagram



= Sample Clock Period

t_{PH} = Minimum Provided Hold Time

t_{PSU} = Minimum Provided Set-Up Time

t_{PCO} =Time from Rising Clock Edge to Data Transition (Provided Clock to Out Time)


t_{CO} = Exported Sample Clock Offset

t_{SKEW} = Maximum Channel-to-Channel Skew and Clock Uncertainty



Note Provided setup and hold times account for maximum channel-to-channel skew and jitter.

Figure 6. Generation Timing Diagram



t_{SCDDC}: Time Delay from Sample Clock (Internal) to DDC Connector

 $0 \leq \delta_C \leq 1$: Exported Sample Clock Delay (Fraction of $t_P)$

 $0 \leq \delta_G \leq 1$: Pattern Generation Data Delay (Fraction of $t_P)$

 $t_P = \frac{1}{f}$ = Period of Sample Clock

 t_{CO} = Exported Sample Clock Offset; 1.65 ns, Software-Selectable


Acquisition Timing (Data, STROBE, and PFI <0..3> Channels)

Specification		Value)		Comments	
Channel-to- channel skew	±350 ps				Maximum skew across all data channels, PFI channels, and voltage levels when using the same data position or data delay bank.	
Maximum data rate per	NI 6544	SDR: 100 Mbps Supported for all logi	c families.		Includes maximum data channel-to-	
channel	NI 6545	SDR: 200 Mbps Supported for all logi				
	NI 6547	SDR: 100 Mbps DDR: 200 Mbps Supported for all logic families and selectable voltage levels.			crosstalk. NI 6547/6548 devices acquires two samples per clock cycle	
		Logic Family	SDR	DDR	in DDR mode.	
		3.3V	200 Mbps	300 Mbps		
		2.5V		300 Mbps		
		1.8V		250 Mbps		
		1.5V		225 Mbps		
	NI 6548	1.2V		200 Mbps		
		Voltage Threshold	SDR	DDR		
		1.25 V to 1.65 V	200 Mbps	300 Mbps		
		0.90 V to 1.20 V		250 Mbps		
		0.75 V to 0.85 V		225 Mbps		
		0.60 V to 0.70 V		200 Mbps		

Specification	Value					Comments	
Setup and	Voltage Hold Til		me (ths)	e (ths) Setup Times (tsus)		Characteristic	
Hold Times to STROBE	Threshold	<20 MHz	≥20 MHz	<20 MHz	≥20 MHz	includes maximum	
	1.25 V to 1.65 V	2.4 ns	900 ps	2.8 ns	1.15 ns	data channel-to- channel skew	
	0.90 V to 1.20 V		1.00 ns		1.20 ns	and uncertainty,	
	0.75 V to 0.85 V		1.10 ns		1.40 ns	but does not include system	
	0.60 V to 0.70 V		1.25 ns		1.75 ns	crosstalk. Performance may vary with system crosstalk performance.	
Data position modes	Sample clock rising edge, Sample clock falling edge, or Delay from Sample clock rising edge.				_		
Data delay banks	NI 6544/6545: 1 bank for all channels and PFI lines NI 6547/6548: 3 banks Bank 0: DIO<03>, DIO<1619>, DIO<2831>, PFI<03> Bank 1: DIO<47>, DIO<2023> Bank 2: DIO<815>, DIO<2427>				Multibank data delay is supported only in NI-HSDIO 1.7 and later.		
Acquisition data delay range	0.0 to 1.0 Sample clock periods				Resolution is nonlinearly dependent on		
Acquisition data delay resolution	117 ps to 143	ps, nominal				clock frequency and may be queried for	
Acquisition	On Board	d Clock	External	Clock and	STROBE	by using NI-HSDIO.	
data delay frequency	All supported	frequencies	Freq	uencies ≥ 20	MHz	111 115010.	

Specification	Value	Comments
Setup time to sample clock (t _{susc})	900 ps	Nominal; does not include
Hold time to sample clock (t _{HSC})	425 ps	channel-to- channel skew, t _{DDCSC} , or t _{SCDDC} .
Time delay from DDC connector to internal sample clock	6.8 ns	Nominal.

Figure 7. Acquisition Timing Diagram Using STROBE as the Sample Clock



t_{SUS} = Set-Up Time to STROBE


 t_{HS} = Hold Time from STROBE

 $0 \leq \delta_A \leq 1$: Acquisition Data Delay (fraction of $t_P)$

$$t_P = \frac{1}{f}$$
 = Sample Clock Period

*Note: When using an external Sample clock greater than 20 MHz, the duty cycle is corrected to 50%.

Figure 8. Acquisition Timing Diagram with Sample Clock Sources Other than STROBE



t_{DDCSC}: Time Delay from DDC Connector to Internal Sample Clock

 $0 \le \delta_A \le 1$: Acquisition Data Delay (fraction of t_P)

 $t_P = \frac{1}{f}$ = Period of Sample Clock

t_{SUSC} = Set-Up Time to Sample Clock

t_{HSC} = Hold Time to Sample Clock

CLK IN (SMA Jack Connector)

Specification	Value	Comments
Direction	Input to device	_
Destinations	Reference clock—for the phase lock loop (PLL) Sample clock	_
Input coupling	AC	_
Input protection	±10 VDC	Nominal.

Specification			Value			Comments
Input impedance	50 Ω (defau	50 Ω (default) or 1 kΩ				
Minimum detectable pulse width	2 ns					Nominal.
Clock requirements	Clock must	Clock must be continuous and free-running.				
Voltage ranges		5	Square Wave	es		_
	0.65 V _{pp} to :	5.0 V _{pp}				
			Sine Waves	ı		_
	Voltage range	$\begin{array}{c} 0.65~V_{pp} \\ \text{to}~5.0~V_{pp} \end{array}$	1.0 V _{pp} to 5.0 V _{pp}	1.3 V _{pp} to 5.0 V _{pp}	2.6 V _{pp} to 5.0 V _{pp}	
	Frequency range	20 MHz to 100 MHz	13 MHz to 100 MHz	10 MHz to 100 MHz	5 MHz to 100 MHz	Supported by NI 6544 and 6547 only.
		20 MHz to 200 MHz	13 MHz to 200 MHz	10 MHz to 200 MHz	5 MHz to 200 MHz	Supported by NI 6545 and 6548 only.

Specification	Value	Comments
	As Sample Clock	
Frequency range	NI 6544 and NI 6547: 20 kHz to 100 MHz NI 6545 and NI 6548: 20 kHz to 200 MHz	Nominal 3 dB cutoff point at 100 MHz when using 1 kΩ input impedance.
Duty cycle range	f < 20 MHz: 25% to 75% f \geq 20 MHz: 40% to 60%	_
	As Reference Clock	
Reference clock frequency range	5 MHz to 100 MHz (Integer multiples of 1 MHz)	
Reference clock frequency accuracy	± 0.1%	Required accuracy of the external Reference clock source.
Reference clock duty cycle	25% to 75%	_

STROBE (DDC Connector)

Specification	Value	Comments
Direction	Input to device	_
Destinations	Sample clock (acquisition only)	_
STROBE frequency range	NI 6544, NI 6547: 100 Hz to 100 MHz NI 6545, NI 6548: 100 Hz to 200 MHz	_
STROBE duty cycle range	40% to 60% for clock frequencies ≥ 20 MHz 25% to 75% for clock frequencies < 20 MHz Note: STROBE duty cycle is corrected to 50% at frequencies ≥ 20 MHz.	Duty cycle at the programmed threshold.

Specification	Value	Comments
Minimum detectable pulse width	2 ns	Nominal; required at acquisition voltage thresholds.
Voltage thresholds	Refer to the <i>Acquisition Timing (Data, STROBE, and PFI < 03> Channels)</i> specifications in the <i>Channel Specifications</i> section.	_
Clock requirements	Clock must be continuous and free-running.	_
Input impedance	50 kΩ	Nominal.

CLK OUT (SMA Jack Connector)

Specification	Value	Comments
Direction	Output from device	_
Sources	Sample clock (excluding STROBE) Reference clock (PLL)	_
Output impedance	50 Ω	Nominal.
Electrical characteristics	Refer to the <i>Generation Channels (Data, DDC CLK OUT, and PFI < 03>)</i> specifications in the <i>Channel Specifications</i> section.	_
Logic type	Matched with generation and acquisition sessions.	_

DDC CLK OUT (DDC Connector)

Specification	Value	Comments
Direction	Output from device	_
Sources	Sample clock (generation only)	STROBE and acquisition Sample clock cannot be routed to DDC CLK OUT.
Electrical characteristics	Refer to the <i>Generation Channels (Data, DDC CLK OUT, and PFI < 03>)</i> specifications in the <i>Channel Specifications</i> section.	_

Reference Clock (PLL)

Specification	Value	Comments
Reference clock sources	PXI_CLK100 (PXI Express backplane) CLK IN (SMA jack connector) None (internal oscillator locked to an internal reference)	Provides the reference frequency for the PLL.
Lock time	150 ms	Maximum, not including software latency.
Reference clock frequencies	5 MHz to 100 MHz (integer multiple of 1 MHz)	0.1% required accuracy.
Reference clock duty cycle range	25% to 75%	_
Reference clock destinations	CLK OUT (SMA jack connector)	_

Waveform Specifications

Memory and Scripting

Specification	Value			Comments
Memory architecture	The NI 6544/6545/6547/6548 uses the Synchronization and Memory Core (SMC) technology in which waveforms and instructions share onboard memory. Parameters such as number of script instructions, maximum number of waveforms in memory, and number of samples (S) available for waveform storage are flexible and user-defined.			Refer to the Onboard Memory section in the NI Digital Waveform Generator/ Analyzer Help for more information.
Onboard memory size (generation and acquisition)	1 Mbit/channel	8 Mbit/channel	64 Mbit/channel	Maximum limit for generation sessions assumes no scripting instructions.
Generation modes	Single-waveform n Generate a single way	_		
	Scripted mode Generate a simple or or to describe the wavef waveforms are generated, and how the			

Specification	Value			Comments	
Generation minimum waveform size in samples (S)		Sample Rate		Sample rate	
	Configuration	•	MHz 5/6548 lly)	100 MHz	dependent. Increasing sample rate increases
	Single waveform	1	S	1 S	minimum waveform size
	Continuous waveform	128	8 S	64 S	requirement. For
	Stepped sequence	123	8 S	64 S	information on these
	Burst sequence	105	6 S	512 S	configurations, refer to Common Scripting Use Cases in the NI Digital Waveform Generator/ Analyzer Help.
Generation finite repeat count	1 to 16,777,216				_
Generation waveform quantum	Data Width =	: 4	Da	ta Width = 2	DDR mode
	1 sample			2 samples	sets data width to 2.

Specification	Va	lue	Comments
Generation	Data width = 4	Data width = 2	_
waveform block size (in physical memory)	32 samples	64 samples	
Acquisition minimum record size	1 S		Regardless of waveform size, NI-HSDIO allocates at least 640 bytes for a record.
Acquisition record quantum	1 S		_
Acquisition maximum number of records	2,147,483,647		Session should fetch fast enough so that unfetched data is not overwritten.
Acquisition number of pre-Reference trigger samples	0 up to full record		_
Acquisition number of post- Reference trigger samples	0 up to full record		_

Triggers (Inputs to the NI 6544/6545/6547/6548)

Specification		Va	lue		Comments
Trigger types	 Start trigger Pause trigger Script trigger <03> (generation sessions only) Reference trigger (acquisition sessions only) Advance trigger (acquisition sessions only) Stop Trigger (generation sessions only) 			_	
Sources	 PFI <13> PXI_TRIG- Pattern mat Software (u 	 PFI 0 (SMA jack connector) PFI <13> (DDC connector) PXI_TRIG<07> (PXI Express backplane) Pattern match (acquisition sessions only) Software (user function call) Disabled (do not wait for a trigger) 			
Trigger detection	 Start trigger (edge detection: rising or falling) Pause trigger (level detection: high or low) Script trigger <03> (edge detection: rising or falling; level detection: high or low) Reference trigger (edge detection: rising or falling) Advance trigger (edge detection: rising or falling) Stop Trigger (edge detection: rising or falling) 			_	
Minimum required trigger pulse width	15 ns				_
Destinations	 PFI 0 (SMA jack connectors) PFI <13> (DDC connector) PXI_TRIG<06> (PXI Express backplane) 			Each trigger can be routed to any destination except the Pause trigger. The Pause trigger cannot be exported.	
Trigger rearm time	Start to Reference Trigger	Start to Advance Trigger	Advance to Advance Trigger	Reference to Reference Trigger	Maximum number of samples.
	150 s	220 s	220 s	220 s	

Specification	Va	lue	Comments
Delay from	Generation Sessions	Acquisition Sessions	Maximum;
Pause trigger to Pause state and Stop trigger to Done state	50 Sample clock periods + 300 ns	Synchronous with the data	Use the Data Active event during generation to determine on a sample by sample basis when the device enters the Pause or Done states.
Delay from trigger to digital data output	3 Sample clock periods + 600 ns		Maximum; Start trigger and Script triggers.

Events (Generated from the NI 6544/6545/6547/6548)

Specification	Value	Comments
Event type	 Marker <02> (generation sessions only) Data Active event (generation sessions only) Ready for Start event Ready for Advance event (acquisition sessions only) End of Record event (acquisition sessions only) 	_
Destinations	PFI 0 (SMA jack connectors) PFI <13> (DDC connector) PXI_TRIG<06> (PXI Express backplane)	Each event can be routed to any destination, except the Data Active event. The Data Active event can only be routed to the PFI channels.
Marker time resolution (placement)	Markers can be placed at any sample when using SDR mode. Markers must be placed at an integer multiple of two samples when using DDR mode.	_

Miscellaneous

Specification	Value	Comments	
Warm-up time	15 minutes	_	
On Board	On Board Clock characteristics (valid when PLL reference source is set to None)		
Frequency accuracy	±150 ppm	Typical, including temperature effects.	
Aging	±5 ppm first year	Nominal.	

Power

	Value		
Specification	Characteristic	Maximum	Comments
+3.3 VDC	1.75 A	1.77 A	Characteristic
+12 VDC	2.2 A	2.3 A	results are commensurate
Total power	32.2 W	33.5 W	with an average user application using all data channels into high impedance load. Maximum results include worst case data pattern.

Physical

Specification	Value	Comments
Dimensions	21.6 × 2.0 × 13.0 cm	_
	Single 3U CompactPCI Express slot; PXI Express compatible	
Weight	18.3 oz (519 g)	_

I/O Panel Connectors

Label	Function(s)	Connector Type
CLK IN	External Sample clock, external Reference clock.	SMA jack
PFI 0	Events, triggers.	SMA jack
CLK OUT	External Sample clock, exported Reference clock.	SMA jack
Digital Data & Control (DDC)	Digital data channels, exported Sample clock, STROBE, events, triggers.	68pin VHDCI

Software

Specification	Value	Comments
Driver software	NI-HSDIO driver software 1.6 or later. NI-HSDIO allows you to configure and control the NI 6544/6545/6547/6548. NI-HSDIO provides application interfaces for many development environments. NI-HSDIO follows IVI application programming interface (API) guidelines. Hardware compare, per cycle tristate, and multibank data delay are supported only in NI-HSDIO 1.7 or later.	_
Application software	NI-HSDIO provides programming interfaces for the following application development environments (ADEs): • National Instruments LabVIEW • National Instruments LabWindows™/CVI™ • Microsoft Visual C/C++	Refer to the NI-HSDIO Instrument Driver Readme for more information about supported ADE versions.
Test panel	National Instruments Measurement & Automation Explorer (MAX) provides test panels with basic acquisition and generation functionality for the NI 6544/6545/6547/6548. MAX is included on the NI-HSDIO driver CD.	_

Environment



Note To ensure that the NI 6544/6545/6547/6548 cools effectively, follow the guidelines in the Maintain Forced Air Cooling Note to Users included with the NI 6544/6545/6547/6548. The NI 6544/6545/6547/6548 is intended for indoor use only.

Specification	Value	Comments
Operating temperature	0 to 55 °C in all NI PXI Express and hybrid NI PXI Express chassis.	_
Storage temperature	-20 to 70 °C	_
Operating relative humidity	10% to 90% relative humidity, noncondensing (Meets IEC 60068-2-56.)	_
Storage relative humidity	5% to 95% relative humidity, noncondensing (Meets IEC 60068-2-56.)	_
Operating shock	30 g, half-sine, 11 ms pulse (Meets IEC 60068-2-27. Test profile developed in accordance with MIL-PRF-28800F.)	_
Storage shock	50 g, half-sine, 11 ms pulse (Meets IEC 60068-2-27. Test profile developed in accordance with MIL-PRF-28800F.)	_
Operating vibration	5 Hz to 500 Hz, 0.31 g _{rms} (Meets IEC 60068-2-64.)	_
Storage vibration	5 Hz to 500 Hz, 2.46 g _{rms} (Meets IEC 60068-2-64. Test profile exceeds requirements of MIL-PRF-28800F, Class B.)	_
Altitude	0 m to 2,000 m above sea level (at 25° C ambient temperature)	_
Pollution Degree	2	_

Safety, Electromagnetic Compatibility, and CE Compliance

Specification	Value	Comments	
Safety	The NI 6544/6545/6547/6548 meets the requirements of the following standards of safety for electrical equipment for measurement, control, and laboratory use: • IEC 61010-1, EN 61010-1 • UL 61010-1, CSA 61010-1	For UL and other safety certifications, refer to the product label or visit ni.com/certification, search by model number or product line, and click the appropriate link in the Certification column.	
Electromagnetic Compatibility	The NI 6544/6545/6547/6548 meets the requirements of the following EMC standards for electrical equipment for measurement, control, and laboratory use: EN 61326-1 (IEC 61326-1): Class A emissions, Basic immunity EN 55011 (CISPR 11): Group 1, Class A emissions AS/NZS CISPR 11: Group 1, Class A emissions FCC 47 CFR Part 15B: Class A emissions	To meet EMC compliance the following cautions apply.	
	ICES-001: Class A emissions For the standards applied to assess the EMC of this product, refer to the <i>Online Product Certification</i> section below.		
Note: SHC68-C68-D4 or SHC68-C68-D2 shielded cable and provided cable ferrites must be used when operating the NI 6544/6545/6547/6548. Note: EMI filler panels (NI P/N 778700-01) must be installed in all empty slots of the			
NI 6544/6545/6547 CE Compliance	This product meets the essential requirements of applicable European Directives, as amended for CE marking, as follows: 2006/95/EC; Low-Voltage Directive (safety) 2004/108/EC; Electromagnetic Compatibility Directive (EMC)	_	
Online Product Certification	Refer to the product Declaration of Conformity (DoC) for additional regulatory compliance information. To obtain product certifications and the DoC for this product, visit ni.com/certification, search by model number or product line, and click the appropriate link in the Certification column.	_	

Environmental Management	NI is committed to designing and manufacturing products in an environmentally responsible manner. NI recognizes that eliminating certain hazardous substances from our products is beneficial to the environment and to NI customers. For additional environmental information, refer to the Minimize Our Environmental Impact web page at ni.com/environment. This page contains the environmental regulations and directives with which NI complies, as well as other environmental information not included in this document.	
Waste Electrical and Electronic Equipment (WEEE)	EU Customers : At the end of the product life cycle, all products <i>must</i> be sent to a WEEE recycling center. For more information about WEEE recycling centers, National Instruments WEEE initiatives, and compliance with WEEE Directive 2002/96/EC on Waste and Electronic Equipment, visit ni.com/environment/weee.	<u> </u>

电子信息产品污染控制管理办法 (中国 RoHS)



中国客户 National Instruments 符合中国电子信息产品中限制使用某些有害物质指令 (RoHS)。关于 National Instruments 中国 RoHS 合规性信息,请登录 ni.com/ environment/rohs_china。 (For information about China RoHS compliance, go to ni.com/environment/rohs_china.)

Refer to the <i>NI Trademarks and Logo Guidelines</i> at ni.com/trademarks for more information on National Instruments trademarks. Other product and company names mentioned herein are trademarks or trade names of their respective companies. For patents covering National Instruments products/technology, refer to the appropriate location: <i>Help-Patents</i> in your software, the patents.txt file on your media, or the <i>National Instruments Patents Notice</i> at ni.com/patents. You can find information about end-user license agreements (EULAs) and third-party legal notices in the readme file for your NI product. Refer to the <i>Export Compliance Information</i> at ni.com/legal/export-compliance for the National Instruments global trade compliance policy and how to obtain relevant HTS codes, ECCNs, and other import/export data.
© 2009–2014 National Instruments. All rights reserved.

374962E Mar14